n-doped silicon wafer with 230 nm SiO2 gate-insulator, chips (diced)
Au source/drain, 90 nm SiO2 gate-insulator, varied W/L from 500 to 4000, 16 transistors per chip, chips (diced)