EMAIL THIS PAGE TO A FRIEND

ACS applied materials & interfaces

High-performance printed carbon nanotube thin-film transistors array fabricated by a nonlithography technique using hafnium oxide passivation layer and mask.


PMID 23194001

Abstract

The large-scale application of semiconducting single-walled carbon nanotubes (s-SWCNTs) for printed electronics requires scalable, repeateable, as well as noncontaminating assembly techniques. Previously explored nanotube deposition methods include serial methods such as inkjet printing and parallel methods such as spin-coating with photolithography. The serial methods are usually slow, whereas the photolithography-related parallel methods result in contamination of the nanotubes. In this paper, we report a reliable clean parallel method for fabrication of arrays of carbon nanotube-based field effect transistors (CNTFETs) involving shadow mask patterning of a passivating layer of Hafnium oxide (HfO(2)) over the nanotube (CNT) active channel regions and plasma etching of the unprotected nanotubes. Pure (99%) semiconducting SWCNTs are first sprayed over the entire surface of a wafer substrate followed by a two-step shadow masking procedure to first deposit metal electrodes and then a HfO(2) isolation/passivation layer over the device channel region. The exposed SWCNT network outside the HfO(2) protected area is removed with oxygen plasma etching. The HfO(2) thus serves as both the device isolation mask during the plasma etching and as a protective passivating layer in subsequent use. The fabricated devices on SiO(2)/Si substrate exhibit good device performance metrics, with on/off ratio ranging from 1 × 10(1) to 3 × 10(5) and mobilities of 4 to 23 cm(2)/(V s). The HfO(2)/Si devices show excellent performance with on/off ratios of 1 × 10(2) to 2 × 10(4) and mobilities of 8 to 56 cm(2)/(V s). The optimum devices (on HfO(2)/Si) have an on/off ratio of 1 × 10(4) and mobility as high as 46 cm(2)/(V s). This HfO(2)-based patterning method enables large scale fabrication of CNTFETs with no resist residue or other contamination on the device channel. Further, shadow masking circumvents the need for expensive and area-limited lithography patterning process. The device channel is also protected from external environment by the HfO(2) film and the passivated device shows similar (or slightly improved) performance after 300 days of exposure to ambient conditions.